Verification = Inputs = Outputs Verification is completed after DAD and RA, this document shows the tests that were created for each specification or requirement in the DSD to verify that the design input meets the needs of the design…   Read more»