Activity

  • jonwil123 replied to the topic "Design verification vs design validation"4 years ago

    Design verification checks that the inputs are equal to the corresponding and correct outputs. Each input has an output and each output must be verified. This is typically a necessary step in the executing phase. Design validation checks that the…   Read more»