-
Luisa Gutierrez replied to the topic "Discussion Topic: Verification vs. Validation" – 6 years ago
The verification is when the tests are created for each specification in the DSD to confirm that the design input equals the design output. For instance, if the device is design to be coated black and it was incorrectly coated,… Read more»